650V GaN enhancement mode power transistor datasheet



1.Features

- 650 V enhancement mode power transistor
- RDS(on) =45mΩ (typ.) @VGS=6V
- IDS(max，Pulse) = 81A
- Simple gate drive requirements (-10V to 7 V)
- Very high switching frequency
- Fast and controllable fall and rise times
- Reverse conduction capability
- Zero reverse recovery loss
- reliable and rugged

2.Applications

- AC-DC Converters
- DC_DC Converters
- Bridgeless Totem Pole PFCs
- Inverters
- Energy Storage Systems
- Solar Energy
- On Board Chargers
- Uninterruptable Power Supplies
- Appliances
- Motor & Pump Drives
- Laser Drivers



Gate	8
Drain	1,2,3,4
Kelvin Source	7
Source	5,6

3.Description

The LGaDC65R045N is an enhancement mode GaN-on-QST(Qromis Substrate Technology) power transistor.
The QST substrate provides a path for achieving a very thick GaN buffer layer, making the device more suitable for high voltage and high current application scenarios.
The properties of GaN allow for high current, high voltage breakdown and high switching frequency.
The LGaDC65R045N offers very low junction-to-case thermal resistance for demanding high power applications. These features combine to provide very high efficiency power switching.



Absolute Maximum Ratings (T_{case} = 25 °C except as noted)

Parameter	Symbol	Value	Unit
Operating Junction Temperature	T_J	-55 to +150	°C
Storage Temperature Range	T_S	-55 to +150	°C
Drain-to-Source Voltage	V_{DS}	650	V
Drain-to-Source Voltage – transient (Note 1)	$V_{DS(transient)}$	850	V
Gate-to-Source Voltage	V_{GS}	- 10 to +7	V
Gate-to-Source Voltage – transient (Note 1)	$V_{GS(transient)}$	-20 to +10	V
Continuous Drain Current (T_{case} = 25 °C)	I_{DS}	42	A
Continuous Drain Current (T_{case} = 100 °C)	I_{DS}	27	A
Pulse Drain Current (Pulse width 10 μs, V_{GS} = 6 V) (Note 2)	$I_{DS\ Pulse}$	81	A

(1) For ≤1 μs
(2) Defined by product design and characterization. Value is not tested to full current in production.

Thermal Characteristics (Typical values unless otherwise noted)

Parameter	Symbol	Value	Units
Thermal Resistance (junction-to-case) – bottom side	$R_{\Theta JC}$	0.42	°C /W
Thermal Resistance (junction-to-ambient) (Note 3)	$R_{\Theta JA}$	31	°C /W
Maximum Soldering Temperature (MSL3 rated)	T_{SOLD}	260	°C

(3)Device mounted on 1.6 mm PCB thickness FR4, 4-layer PCB with 2 oz. copper on each layer. The recommendation for thermal vias under the thermal pad is 0.3 mm diameter (12 mil) with 0.635 mm pitch (25 mil). The copper layers under the thermal pad and drain pad are 25 x 25 mm2 each. The PCB is mounted in horizontal position without air stream cooling.

Electrical Characteristics (Typical values at TJ = 25 °C, VGS = 6 V unless otherwise noted)

Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
Drain-to-Source Blocking Voltage	$V_{(BL)DSS}$	650			V	V_{GS} = 0 V, I_{DSS} = 50 μA
Drain-to-Source On Resistance	$R_{DS(on)}$		42	45	mΩ	V_{GS} = 6 V, T_J = 25 °C I_{DS} = 9 A
Gate-to-Source Threshold	$V_{GS(th)}$	1.1	1.9	2.6	V	V_{DS} = V_{GS}, I_{DS} = 7 mA
Gate-to-Source Current	I_{GS}		721		μA	V_{GS} = 6 V, V_{DS} = 0 V
Gate Plateau Voltage	V_{plat}		2.8		V	V_{DS} = 400 V, I_{DS} =30 A
Drain-to-Source Leakage Current	I_{DSS}		14	50	μA	V_{DS} = 650 V, V_{GS} = 0 V T_J = 25 °C
Drain-to-Source Leakage Current	I_{DSS}		500		μA	V_{DS} = 650 V, V_{GS} = 0 V T_J = 150 °C
Internal Gate Resistance	R_G		0.7		Ω	f = 5 MHz, open drain
Input Capacitance	C_{ISS}		510		pF	V_{DS} = 400 V V_{GS} = 0 V f = 100 kHz
Output Capacitance	C_{OSS}		113		pF	
Reverse Transfer Capacitance	C_{RSS}		1.3		pF	
Effective Output Capacitance, Energy Related (Note 4)	$C_{O(ER)}$		169		pF	V_{GS} = 0 V V_{DS} = 0 to 400 V
Effective Output Capacitance, Time Related (Note 5)	$C_{O(TR)}$		236		pF	
Total Gate Charge	Q_G		10.4		nC	V_{GS} = 0 to 6 V V_{DS} = 400 V I_{DS} = 16 A
Gate-to-Source Charge	Q_{GS}		2.8		nC	
Gate-to-Drain Charge	Q_{GD}		4.3		nC	
Output Charge	Q_{OSS}		94		nC	V_{GS} = 0 V, V_{DS} = 400 V
Reverse Recovery Charge	Q_{RR}		0		nC	

(4) CO(ER) is the fixed capacitance that would give the same stored energy as COSS while VDS is rising from 0 V to the stated VDS.

(5) CO(TR) is the fixed capacitance that would give the same charging time as COSS while VDS is rising from 0 V to the stated VDS.

Electrical Characteristics cont'd (Typical values at T_J = 25 °C, V_{GS} = 6 V unless otherwise noted)

Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
Turn-On Delay	$t_{D(on)}$		12.5		ns	VDD = 400 V, VGS = -3/+6 V, IDS = 15 A, RG(on) = 15 Ω, RG(off) = 2 Ω, L= 90 µH, L= 12 nH
Rise Time	t_R		11		ns	
Turn-Off Delay	$t_{D(off)}$		11.5		ns	
Fall Time	t_F		11.4		ns	
Switching Energy during turn-on	E_{on}		69.5		µJ	V_{DD} = 400 V, V_{GS} = -3/+6 V, I_{DS} = 15 A, $R_{G(on)}$ = 15 Ω, $R_{G(off)}$ = 2 Ω, L= 90 µH, L= 12 nH(Notes 6,7)
Switching Energy during turn-off	E_{off}		14		µJ	
Output Capacitance Stored Energy	E_{OSS}		14		µJ	V_{DS} = 400 V V_{GS} = 0 V, f = 100 kHz

(6) See Figure 16 for switching test circuit diagram.
(7) See Figure 17 for switching time definition waveforms.

Electrical Performance Graphs



Figure 1: Typical I_{DS} vs. V_{DS} @ T_J = 25 ^{0}C



Figure 2: Typical I_{DS} vs. V_{DS} @ T_J = 150 ^{0}C



Figure 3: $R_{DS(on)}$ vs. I_{DS} at T_J = 25 ^{0}C



Figure 4: $R_{DS(on)}$ vs. I_{DS} at T_J = 150 ^{0}C

Electrical Performance Graphs



Figure 5: Typical I_{DS} vs. V_{DS} @ V_{GS} = 6 V



Figure 6: Typical V_{GS} vs. Q_G @ V_{DS} =100, 400 V



Figure 7: Typical C_{ISS}, C_{OSS}, C_{RSS} vs. V_{DS}



Figure 8: Typical C_{OSS} Stored Energy

Electrical Performance Graphs



Figure 9: Typical I_{SD} vs. V_{SD} @ T_J = 25 ^{0}C



Figure 10: Typical I_{SD} vs. V_{SD} @ T_J = 150 ^{0}C



Figure 11: Typical I_{DS} vs. V_{GS}



Figure 12: Normalized $R_{DS(on)}$ as a function of T_J

Thermal Performance Graphs



Figure 13: Safe Operating Area @ T_{case} = 25 ℃



Figure 14: Power Derating vs. T_{case}



Figure 15: Transient Thermal Impedance

(1.00 = Nominal DC thermal impedance)

Test Circuits



Figure 16: Switching Test Circuit



Figure 17: Switching Time Waveforms

Package Dimensions



Front



Back

DIMENSION	MILLOMETERS		
	MIN	NOM	MAX
A	-	0.750	1.350
A1	-	0.050	-
b	0.975	1.000	1.025
D	7.900	8.000	8.100
D1	6.975	7.000	7.025
E	7.900	8.000	8.100
E1	3.165	3.200	3.235
E2	6.905	6.940	6.975
e	1.975	2.000	2.025
K1	1.000	1.100	1.200
K2	2.600	2.700	2.800
L	0.475	0.500	0.525
f	0.475	0.500	0.525
H	0.495	0.530	0.565

DISCLAIMER

LAKE SEMICONDUCTOR reserves the right to make changes WITHOUT further notice to any products herein to improve reliability, function, or design.

For documents and material available from this datasheet, LAKE SEMICONDUCTOR does not warrant or assume any legal liability or responsibility for the accuracy, completeness of any product or technology disclosed hereunder.

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, LAKE SEMICONDUCTOR hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

The products shown herein are not designed for use as critical components in medical, life-saving, or life-sustaining applications, whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. Customers using or selling LAKE SEMICONDUCTOR products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify LAKE SEMICONDUCTOR for any damages arising or resulting from such use or sale.

INFORMATION

For further information on technology, delivery terms and conditions and prices, please contact LAKE SEMICONDUCTOR office or website (**www.lakesemi.com**)